Multiply-accumulate in DSP: CISC offers one 'mac' instruction doing multiply+add+memory in a cycle-optimized microsequence. RISC needs mul then add then load/store: three instructions but each single-cycle pipelined. CISC wins code size; RISC wins clock speed and design simplicity. ARM's RISC efficiency is why your phone lasts all day.